
ICS8430S07AKI REVISION A SEPTEMBER 3, 2009
6
2009 Integrated Device Technology, Inc.
ICS8430S07I Data Sheet
CLOCK GENERATOR FOR CAVIUM PROCESSORS
Table 4B. LVCMOS/LVTTL DC Characteristics, VDD = 3.3V ± 5%, VDDO_X = 3.3V ± 5% or 2.5V ± 5%, TA = -40°C to 85°C
NOTE 1: Outputs terminated with 50
to V
DDO_X/2. See Parameter Measurement Information, Output Load Test Circuit diagram.
Table 4C. Differential DC Characteristics, VDD = 3.3V ± 5%, TA = -40°C to 85°C
NOTE 1: VIL should not be less than -0.3V.
NOTE 2. Common mode voltage is defined as VIH.
Table 4D. LVPECL DC Characteristics, VDD = 3.3V ± 5%, TA = -40°C to 85°C
NOTE 1: Outputs terminated with 50
to V
DD – 2V.
Symbol
Parameter
Test Conditions
Minimum
Typical
Maximum
Units
VIH
Input High Voltage
2
VDD + 0.3
V
VIL
Input Low Voltage
-0.3
0.8
V
IIH
Input
High Current
nPLL_SEL,
CORE_SEL,
nXTAL_SEL,
PCI_SEL[0:1],
DDR_SEL[0:1],
MR/nOE_REF
VDD = VIN = 3.465V
150
A
IIL
Input
Low Current
nPLL_SEL,
CORE_SEL,
nXTAL_SEL,
PCI_SEL[0:1],
DDR_SEL[0:1],
MR/nOE_REF
VDD = 3.465V, VIN = 0V
-10
A
VOH
Output High Voltage; NOTE 1
VDDO_X = 3.465V
2.6
V
VDDO_X = 2.625V
1.8
V
VOL
Output Low Voltage: NOTE 1
VDDO_X = 3.465V or 2.625V
0.6
V
Symbol
Parameter
Test Conditions
Minimum
Typical
Maximum
Units
IIH
Input High Current
CLK/nCLK
VDD = VIN = 3.465V
150
A
IIL
Input Low Current
CLK
VDD = 3.465V, VIN = 0V
-10
A
nCLK
VDD = 3.465V, VIN = 0V
-150
A
VPP
Peak-to-Peak Input Voltage; NOTE 1
0.15
1.3
V
VCMR
Common Mode Input Voltage; NOTE 1, 2
0.5
VDD – 0.85
V
Symbol
Parameter
Test Conditions
Minimum
Typical
Maximum
Units
VOH
Output High Voltage; NOTE 1
VDD – 1.4
VDD – 0.8
V
VOL
Output Low Voltage; NOTE 1
VDD – 2.0
VDD – 1.7
V
VSWING
Peak-to-Peak Output Voltage Swing
0.55
1.0
V